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Abstract. An efficient hardware implementation of a 1024-point sequential FFT 
processor is described. The processor has been configured in a distributed processing 
system with an INTEL 8086 microprocessor. In case of real signals, it performs a 
1024-point transform of two real signals, simultaneously within the same period and 
subsequently does spectral separation in 2.6 msec. Its general purpose capability and 
the case of interfacing it with standard mini,/micro computers are highlighted with a 
specific illustrations using the INTEL 8086 microprocessor. 
1. Introduction 
Fourier transform has long been a principal analytical tool for signal processing appli- 
cations in speech, telephony, radar, sonar etc. and the Fast Fourier Transform (FFT) 
has thus evolved as an efficient algorithm for computing the discrete Fourier transform. 
An efficient hardware implementation of a 1024 point FFT processor has been 
described. The processor has been realised as a 'sequential' processor using the Cooley- 
Tukey algorithm, with the data input arranged in bit-reversed form. It can transform 
a 1024-point time slice into a 1024-point complex frequency spectrum in 26.3 millisec. 
The processor is configured in  a distributed processing system with an INTEL 8086 
microprocessor. 
2. System Description 
The FFT processor is connected to a common bus system into which the other func- 
tional components of the system are (Fig. 1). The microprocessor acting as the system 
controller does the scheduling and in a predetermined sequence hands over the control 
of the bus to the individual units as required. 
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Figure 1. FFT system configuration. 
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In the first phase, data is written into the memory from the Data Acquisition 
Unit (DAU) in a scrambled (bit-reversed) order. The data segment of the memory is 
divided into two lk x 16 pages. The first page is for the real data and the second 
for the imaginary data. The quadrature components of a complex data occupy the 
same location in the two pages. 
In the second phase, the memory control is handed over to the FFT processor. 
After the computation of the 1024-point complex transform, the real and the imaginary 
parts of the complex spectrum are stored in place and the bus control is then handed 
over to the microprocessor. 
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In the third phase, the microprocessor computes the magnitude spectrum and dis- 
plays the same on a CRT or a raster scan TV monitor. 
3. Fast Fourier Transform Processor 
MICRO 
PROCESSOR 
The FFT processor unit consists of input latches, arithmetic data, twiddle factor, and 
butterfly control units as shown in Fig. 2. The input latches are used as temporary 
storage locations for the data to perform in-place-of computation. The data and the 
twiddle factor addressing units generate the proper addressing sequence for the com- 
putation of the butterfly operation to be performed in the arithmetic unit. The butter- 
fly control unit generates the arithmetic unit controls, the data memory controls and 
the input latch controls to perform the required butterfly operation. The data memory 
addresses, the twiddle factors and the butterfly controls are stored in various bipolar 
PROMS addressed from a chlin of counters which is operated a t  a basic clock 
frequency of 12.5 MHz. 
(a) ButterJEy Equations 
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The output nodes of the butterfly shown in Fig. 3 are defined as in Eqns. (1) and (2) 
for a radix-2 decimation-in-time algorithm 
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Figure 2. FFT processor unit. 
Figure 3. Dual node (butterfly) computation. 
In general the input and the output nodes of the butterfly are complex nodes. 
Therefore, if 
and 
WP = e-3 ( 2 / N )  nk = e- je  - cos 8 - j sin 8 
then 
X; = XI + xz cos 8 4 Ya sin 8 
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Yi = Yl - X2 sin 8 + Y, cos 0 (4) 
Xi = Xl - Xz cos 0 - Y2 sin 0 
Yi = Y, + X2 sin 8 - Y2 cos 0 (6) 
A TRW (10035) 12 x 12 Bit Multiplier-cum-Accumulator LSI chip is used as 
the arithmetic unit for the computation of the butterfly Eqns. (3) - (6). The processor 
computes each butterfly operation in 64 basic clock periods, which corresponds to 5.12 
microsecs (Fig. 4). 
(b) Spectrum Computation 
The FFT processor discussed here computes only the real and the imaginary parts of 
the spectrum. To compute the magnitude function of the spectrum, one has to combine 
the real and the imaginary parts as 
.J X(W) = x;e + x; (7) 
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Figure 4. Input latches and arithmetic unit of the processor. 
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The INTEL 8086 based microprocessor system is used to compute the spectrum. Out 
of several possible approximations of Eqn. (7) to reduce computational effortst, the 
following equation is chosen 
Where L is the largest and S the smallest of X,, and Xi,. Th:: spectrum thus computed 
is output to the display unit. 
4. Experimental Results 
The system incorporating the FFT processor was tested with various types of wave- 
forms. The results of these experiments are presented in Figs. 5(a) - 5(d) for perfor- 
mance evaluation. The FFT processor works in real time upto 20 kHz sampling 
frequency. The present limitation is due to the 12.5 MHz basic clock rate and since 
the bit reversing algorithm has been implemented in software The maximum limit of 
12.5 MHz basic clock rate is due to the TTL gates used in the implementation. 
5. Discussion 
The applications of FFT in digital signal processing are enormous. Some of the 
applications are : power spectrum estimation, filter simulation, convolution, correlation, 
passive detection and classification of radar and sonar signals, and Doppler measure- 
ment of radar and sonar signals. 
The frequencies encountered in sonar are less than 15 kHz. Hence this processor 
enables real time applications for sonar signal processing. The FFT processor has been 
used in some of the sonar systems developed at Naval Physical and Oceanographic 
Laboratory. 
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